/*
 * Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#include <arch_helpers.h>
#include <arm_gic.h>
#include <bl_common.h>
#include <cci.h>
#include <console.h>
#include <debug.h>
#include <mmio.h>
#include <mtk_plat_common.h>
#include <mtk_sip_svc.h>
#include <platform.h>
#include <plat_private.h>
#include <xlat_tables.h>

struct atf_arg_t gteearg;

void clean_top_32b_of_param(uint32_t smc_fid,
                uint64_t *px1,
                uint64_t *px2,
                uint64_t *px3,
                uint64_t *px4)
{
    /* if parameters from SMC32. Clean top 32 bits */
    if (0 == (smc_fid & SMC_AARCH64_BIT)) {
        *px1 = *px1 & SMC32_PARAM_MASK;
        *px2 = *px2 & SMC32_PARAM_MASK;
        *px3 = *px3 & SMC32_PARAM_MASK;
        *px4 = *px4 & SMC32_PARAM_MASK;
    }
}

#if MTK_SIP_KERNEL_BOOT_ENABLE
static struct kernel_info k_info;

static void save_kernel_info(uint64_t pc,
            uint64_t r0,
            uint64_t r1,
            uint64_t k32_64)
{
    k_info.k32_64 = k32_64;
    k_info.pc = pc;

    if (LINUX_KERNEL_32 ==  k32_64) {
        /* for 32 bits kernel */
        k_info.r0 = 0;
        /* machtype */
        k_info.r1 = r0;
        /* tags */
        k_info.r2 = r1;
    } else {
        /* for 64 bits kernel */
        k_info.r0 = r0;
        k_info.r1 = r1;
    }
}

uint64_t get_kernel_info_pc(void)
{
    return k_info.pc;
}

uint64_t get_kernel_info_r0(void)
{
    return k_info.r0;
}

uint64_t get_kernel_info_r1(void)
{
    return k_info.r1;
}

uint64_t get_kernel_info_r2(void)
{
    return k_info.r2;
}

void boot_to_kernel(uint64_t x1, uint64_t x2, uint64_t x3, uint64_t x4)
{
    static uint8_t kernel_boot_once_flag;
    /* only support in booting flow */
    if (0 == kernel_boot_once_flag) {
        kernel_boot_once_flag = 1;

        console_init(gteearg.atf_log_port,
            UART_CLOCK, UART_BAUDRATE);
        INFO("save kernel info\n");
        save_kernel_info(x1, x2, x3, x4);
        bl31_prepare_kernel_entry(x4);
        INFO("el3_exit\n");
        console_uninit();
    }
}
#endif

uint32_t plat_get_spsr_for_bl33_entry(void)
{
    unsigned int mode;
    uint32_t spsr;
    unsigned int ee;
    unsigned long daif;

    INFO("Secondary bootloader is AArch32\n");
    mode = MODE32_svc;
    ee = 0;
    /*
     * TODO: Choose async. exception bits if HYP mode is not
     * implemented according to the values of SCR.{AW, FW} bits
     */
    daif = DAIF_ABT_BIT | DAIF_IRQ_BIT | DAIF_FIQ_BIT;

    spsr = SPSR_MODE32(mode, 0, ee, daif);
    return spsr;
}
